 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| Advance PM5382 S/UNI(R)-16x155 16-Channel OC-3c ATM and POS Physical Layer Device FEATURES * Single chip 16-channel ATM and POS User Network Interface operating at 155 Mbit/s. * Implements the ATM Forum User Network Interface Specification and the ATM physical layer for Broadband ISDN according to CCITT Recommendation I.432. * Implements the Point-to-Point Protocol (PPP) over SONET/SDH specification according to RFC 2615(1619)/1662 of the PPP Working Group of the Internet Engineering Task Force (IETF). * Processes sixteen bit-serial 155 Mbit/s STS-3c (STM-1) data streams with onchip clock and data recovery and clock synthesis. * Complies with Bellcore GR-253-CORE jitter tolerance, jitter transfer and intrinsic jitter criteria. * Each channel provides termination for SONET Section, Line and Path overhead or SDH Regenerator Section, Multiplexer Section and High TDCLK[15:0] TDCC[15:0] Order Path overhead. * Provides UTOPIA Level 3 32-bit wide System Interface (clocked up to 104 MHz) with parity support for ATM applications. * Provides SATURN(R) POS-PHY Level 3TM 32-bit System Interface (clocked up to 104 MHz) for Packet over SONET (POS), or ATM applications. * Supports line loopback from the line side receive stream to the transmit stream and diagnostic loopback from the line side transmit stream to the line side receive stream interface. * Provides support for automatic protection switching including a bidirectional 4-bit PECL 622 MHz port for external APS with mate device. * Built-in APS cross-connect for internal and external 1+1 and 1:n protection switching. * Provides a standard five signal IEEE 1149.1 JTAG test port for boundary scan board test purposes. * Provides a generic 16-bit microprocessor bus interface for configuration, control, and status monitoring. * Low power 2.5 V CMOS core logic with 3.3 V CMOS/TTL compatible digital inputs and digital outputs. PECL inputs and outputs are 3.3 V compatible. * Industrial temperature range (-40 C to +85 C). * 520 pin SBGA package. * Pin and software compatible with the PM5358 S/UNI-4x622. APPLICATIONS * ATM and Multiservice Switches, Routers, and Switch/Routers. * SONET/SDH Add/Drop Multiplexers with data processing capabilities * Uplink Cards. * SONET/SDH ATM/POS Test Equipment. * SONET/SDH Transport Equipment. BLOCK DIAGRAM Section/ Line DCC Insertion Tx Section O/H Processor Section Line Interface Tx Line O/H Processor TCLK TFPO TFPI Path Crossbar/ APS Cross Connect Tx ATM Cell Processor Section Trace Buffer WAN Sync. Section Trace Buffer Tx POS Frame Processor Rx Section O/H Processor Section/ Line DCC Extraction Rx Line O/H Processor Sync Status, BERM Rx Path O/H Processor Tx ATM Cell Processor JTAG Test Access Port External APS Interface Microprocessor Interface RALARM[15:0] RFPO RCLK RDCLK[15:0] RDCC[15:0] APREF0,APREF1 APECLV APSI[3:0]+/APSO[3:0]+/- PMC-2001825 (A1) PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS' INTERNAL USE POS_ATMB TDO TDI TMS TCK TRSTB D [7:0] A [13:0] ALE CSB WRB RDB RSTB INTB UTOPIA Level 3/ POS-PHY Level 3 System Interface TXD[15:0]+/RXD[15:0]+/SD[15:0] REFCLK+/TDREF1, TDREF0 ATP[1:0] QAVD QAVS AVD[8:0] AVS[8:0] SPECLV SDTTL Tx Path O/H Processor Tx POS Frame Processor TFCLK TENB TADR[3:0] TSX TCA/TPA STPA TSOC/TSOP TPRTY TDAT[31:0] TMOD[1:0] TEOP TERR RFCLK RENB RADR[3:0] RSX RCA/RVAL RSOC/RSOP RPRTY RDAT[31:0] RMOD[1:0] REOP RERR (c) Copyright PMC-Sierra, Inc. 2000. Advance PM5382 S/UNI(R)-16x155 16-Channel OC-3c ATM and POS Physical Layer Device TYPICAL APPLICATIONS TYPICAL STS-3C/STM-1 ATM SWITCH PORT APPLICATION UTOPIA Level 3 Interface ATM Layer Device PM5382 S/UNI-16x155 TxClk TxEnb TxAdr[1:0] TxClav TxSOC TxPrty TxData[31:0] RxClk RxEnb RxAddr[1:0] RxClav RxSOC RxPrty RxData[31:0] TFCLK TENB TADR[1:0] TCA TSOC TPRTY TDAT[31:0] RFCLK RENB RADR[1:0] RCA RSOC RPRTY RDAT[31:0] RXD[0]+/SD[0] TXD[0]+/- Optical Transceiver 155 Mbit/s RXD[1]+/SD[1] TXD[1]+/- Optical Transceiver 155 Mbit/s * * * RXD[15]+/SD[15] TXD[15]+/Optical Transceiver 155 Mbit/s TYPICAL STS-3C/STM-1 PACKET-OVER-SONET/SDH APPLICATION POS-PHY Level 3 Interface Link Layer Device PM5382 S/UNI-16x155 TFCLK TENB TSX TPRTY TDAT[31:0] TMOD[1:0] TSOP TEOP TERR TADR[1:0] PTPA STPA RFCLK RENB RSX RVAL RPRTY RDAT[31:0] RSOP REOP RERR TFCLK TENB TSX TPRTY TDAT[31:0] TMOD[1:0] TSOP TEOP TERR TADR[1:0] PTPA STPA RFCLK RENB RSX RVAL RPRTY RDAT[31:0] RSOP REOP RERR RXD[15]+/SD[15] TXD[15]+/Optical Transceiver 155 Mbit/s RXD[1]+/SD[1] TXD[1]+/Optical Transceiver 155 Mbit/s RXD[0]+/SD[0] TXD[0]+/Optical Transceiver 155 Mbit/s * * * Head Office: PMC-Sierra, Inc. #105 - 8555 Baxter Place Burnaby, B.C. V5A 4V7 Canada Tel: 604.415.6000 Fax: 604.415.6200 To order documentation, send email to: document@pmc-sierra.com or contact the head office, Attn: Document Coordinator All product documentation is available on our web site at: http://www.pmc-sierra.com For corporate information, send email to: info@pmc-sierra.com PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS' INTERNAL USE PMC-2001825 (A1) (c) Copyright PMC-Sierra, Inc. 2000. All rights reserved. SATURN and S/UNI are registered trademarks of PMC-Sierra, Inc. POS-PHY Level 3 is a trademark of PMC-Sierra, Inc. |
Price & Availability of PM5382
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |